View SM5013LDH_488662.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SM5013 series
NIPPON PRECISION CIRCUITS INC.
Quartz Crystal Oscillator IC
OVERVIEW
The SM5013 Series crystal oscillator module ICs fabricated in NPC's Molybdenum-gate CMOS. They comprise low-voltage low-current consumption oscillator circuits and output buffers. They incorporate built-in oscillation capacitance with superior frequency response to realize.
FEATURES
s s s s
4.5 to 5.5 V supply voltage Oscillation capacitances built-in (CG and CD) Output drive capability : 8 mA (VDD = 4.5V) Output duty level * SM5013KDH : CMOS * SM5013LDH : TTL
s s s s s s
3rd overtone oscillation Output frequency : fo (Oscillation frequency) Input level : TTL 3 state function 6 pin SOT (SM5013xDH) Chip form (CF5013xD)
ORDERING INFOMATION
Device SM5013xDH CF5013xD Package 6pinSOT Chip form
NIPPON PRECISION CIRCUITS--1
SM5013 series
PAD DIMENSIONS
( UNIT : m )
Q XT (1000,800)
PIN OUT
( Top View )
INH
VDD
1
6
XT VDD Q
3
XT
Y
2 3
5 4
VSS
(0,0) VSS
X
XT
INH
PAD COORDINATES
Coordinate(m) Pad X VSS XT INH VDD XT Q 150 570 850 850 850 150 Y 174 170 150 450 650 650
PIN DESCRIPTIONS
PIN XT XT INH VDD VSS Q DESCRIPTION Oscillator input pin Oscillator output pin Output state control input pin ( with built-in pull-up resistance Supply voltage Ground Output pin ( fo : Oscillator frequency)
Chip size : 1.00 x 0.80mm Chip thickness : 250 30m Chip reverse side : VDD level
NIPPON PRECISION CIRCUITS--2
SM5013 series
PACKAGE DIMENSIONS
(UNIT : mm) * 6pin SOT
1.60 - 0.1
+ 0.2
2.9 0.2
0.40 0.1
2.8 - 0.3
+ 0.2
0 to 0.15
1.1 0.1
0.95 1.9 0.2 0.45
BLOCK DIAGRAM
XT
CG CD
XT
INH
NIPPON PRECISION CIRCUITS--3
+ 0. 0.15 - 0. 1
05
Q
VDD VSS
SM5013 series
DEVICE LIST
Device CF5013KD CF5013LD Target frequency range (MHz) 22 to 70 22 to 70 Internal capacitance gm (relative value) CMOS TTL Output (stand by) CG(pf) Hi - Z Hi - Z 8 8 CD(pf) 15 15
Note that the operating frequency is highly dependent on the frequency of the crystal used.
Current consumption and Output waveform with NPC's standard crystal
f (MHz) R () 18.62 20.53 22.17 22.20 25.42 L (mH) 16.24 11.34 7.40 5.05 4.18 Ca (fF) 1.733 1.396 1.370 1.388 1.254 Cb (pF) 5.337 3.989 4.105 4.226 5.170
Cb
30 40 50 60 70
L
Ca
R
NIPPON PRECISION CIRCUITS--4
SM5013 series
SPECIFICATIONS
Absolute Maximum Ratings VSS = 0V, unless otherwise noted.
Parameter Supply voltage range Input voltage range Output voltage range Operating temperature range Standard temperature range Output current Power dissipation Soldering temperature Soldering time Symbol VDD VIN VOUT Topr SOT6 TSTG IOUT PW TSLD tSLD SOT6 SOT6 SOT6 Chip form Condition Rating - 0.5 to + 7.0 - 0.5 to VDD + 0.5 - 0.5 to VDD + 0.5 - 40 to + 85 - 55 to + 125 - 65 to + 150 13 250 255 10 unit V V V C C C mA mW C s
Recommended Operating Conditions VSS = 0V, unless otherwise noted.
Limit Parameter Supply Voltage Input voltage Operating temperature Symbol VDD VIN TOPR Condition min 4.5 VSS - 20 typ - - - max 5.5 VDD + 80 V V C unit
Electrical Characteristics VDD = 4.5 to 5.5V, VSS = 0V, Ta = - 20 to 80 C, unless otherwise noted.
Limit Parameter HIGH - level output voltage LOW - level output voltage Output leakage current HIGH - level input voltage LOW - level input voltage Current consumption Pull - up resistance Internal capacitance Symbol VOH VOL IZ VIH VIL IDD RUP CG CD Condition min Q pin, test circuit 1, VDD = 4.5V, IOH = 8mA Q pin, test circuit 2, VDD = 4.5V, IOL = 8mA Q pin, test circuit 2, INH = Low, VDD = 5.5V INH pin INH pin INH = OPEN, test circuit 3, CL = 15pF, f = 70MHz INH pin, test circuit 4 Design value, determined by the internal wafer pattern 13.5 15 16.5 pF CF5013KD, load circuit 1 CF5013LD, load circuit 2 VOH = VDD VOL = VSS 3.9 - - - 2.0 - - - 25 7.2 typ 4.2 0.3 - - - - 28 28 100 8 max - 0.4 10 10 - 0.8 45 45 250 8.8 V V A A V V mA mA k pF unit
NIPPON PRECISION CIRCUITS--5
SM5013 series Switching Characteristics
CF5013KD (Duty level CMOS )
VDD = 4.5 to 5.5V, VSS = 0V, Ta = - 20 to 80 C, unless otherwise noted.
Limit Parameter Output rise time Output fall time Output duty cycle1 Output disable delay time Output enable delay time 1. Determined by the lot monitor. Symbol tr tf DUTY tPLZ tPZL Condition min Test circuit 5, load circuit 1, CL = 15pF, 0.1VDD 0.9VDD Test circuit 5, load circuit 1, CL = 15pF, 0.9VDD 0.1VDD Test circuit 5, Ta = 25C, VDD = 5.0V load circuit 1, CL = 15pF, f = 70MHz Test circuit 5, Ta = 25C, VDD = 5.0V, load circuit 1, CL = 15pF - - 45 - - typ 3.5 3.5 - - - max 7 7 55 100 100 ns ns % ns ns unit
CF5013LD (Duty level TTL )
VDD = 4.5 to 5.5V, VSS = 0V, Ta = - 20 to 80 C, unless otherwise noted.
Limit Parameter Output rise time Output fall time Output duty cycle1 Output disable delay time Output enable delay time 1. Determined by the lot monitor. Symbol tr tf DUTY tPLZ tPZL Condition min Test circuit 5, load circuit 2, CL = 15pF, 0.4V 2.4V Test circuit 5, load circuit 2, CL = 15pF, 2.4V 0.4V Test circuit 5, Ta = 25C, VDD = 5.0V load circuit 2, CL = 15pF, f = 70MHz Test circuit 5, Ta = 25C, VDD = 5.0V, load circuit 2, CL = 15pF - - 45 - - typ 2.5 2.5 - - - max 7 7 55 100 100 ns ns % ns ns unit
FUNCTIONAL DESCRIPTION
Stand - by Function When INH pin is Low-level, Q pin will be high-impedance.
INH High(open) Low Q Output Hi - Z
NIPPON PRECISION CIRCUITS--6
SM5013 series
TEST CIRCUITS
Test Circuit 1 3.5 VP - P , 10MHz sine wave input signal
VDD
VDD
Test Circuit 4
RUP=
Q R2
Signal Generator
R1 C1: 0.001F R1: 50 R2: 490 R3: 100 k Q out monitor
C1 XT R3 XT VSS
VDD IPR
VSS
INH
A
VOH 0V
IPR
Test Circuit 2
Test Circuit 5 X'tal = 70MHz Rfo = 2.7k
A V VOL
Rfo X'tal XT VSS XT VDD Q INH
VDD Q INH VSS
IOL, IZ IZ
Test Circuit 3 3.5 VP - P , 70MHz sine wave input signal
A
VDD C1 XT R1 C1: 0.001 F R1: 50 R3: 100 k R3 XT VSS Q IDD
Signal Generator
NIPPON PRECISION CIRCUITS--7
SM5013 series Load Circuit 1 Load Circuit 2
Q output
CL
VDD R
CL=15pF(Including probe capacity)
Q output CL
CL=15pF(Including proove capacity) R=800
NIPPON PRECISION CIRCUITS--8
SM5013 series Switching Time Test Waveforms
(1) SM5013KD (Duty level CMOS) * tr , tf , DUTY
Q output
0.9VDD 0.1VDD
0.9VDD 0.1VDD
DUTY measuring voltage (0.5VDD)
tr
* Output duty cycle time
tf
Q output
TW T
DUTY measuring voltage (0.5VDD)
DUTY= (TW/ T) 100 (%)
(2) CF5013LD (Duty level TTL) * tr , tf , DUTY
Q output
2.4V 0.4V
2.4V 0.4V
DUTY measuring voltage (1.4V)
tr
* Output duty cycle time
tf
Q output
TW T
DUTY measuring voltage (1.4V)
DUTY= (TW/ T) 100 (%)
NIPPON PRECISION CIRCUITS--9
SM5013 series
* Output Disable/Enable Delay Times
INH
VIL
VIH
tPLZ Q output
INH inputwaveform
tPZL
tr = tf
10ns
NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies. NIPPON PRECISION CIRCUITS INC. 4-3, 2-chome Fukuzumi Koto-ku, Tokyo 135-8430, Japan Telephone: 03-3642-6661 Facsimile: 03-3642-6698 NC9621CE 1998.08
NIPPON PRECISION CIRCUITS INC.
NIPPON PRECISION CIRCUITS--10

▲Up To Search▲

Price & Availability of SM5013LDH

	To Download SM5013LDH Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .